CSCI 210: Computer Architecture Lecture 29: Pipelining

Stephen Checkoway Slides from Cynthia Taylor

CS History: Berkeley RISC

- Developed by David Patterson at UC Berkeley between 1980 and 1984
- Patterson took a sabbatical to improve DEC's Complex Instruction Set, and instead decided the whole system was bad
- A 1978 Andrew Tannenbaum paper had shown a 10,000 line complex program could be implemented using a simplified ISA with an 8-bit fixed opcode
	- And that 81% of constants were 0, 1 or 2!
	- IBM internally discovered similar results
- First RISC chip came out in 1981
- RISC V is currently in active development as an open-source ISA

Pipelined Datapath

IF for sw \$t0, 4(\$t1)

ID for sw \$t0, 4(\$t1)

EX for sw \$t0, 4(\$t1)

\$t0 holds 5 \$t1 holds 0x4810CAB0 0x4810CAB0 holds 12

MEM for sw \$t0, 4(\$t1)

0x4810CAB0 holds 12

\$t0 holds 5

WB for sw \$t0, 4(\$t1)

SW

0x4810CAB0 holds 12

\$t0 holds 5

Pipeline Stages

Should we force every instruction to go through all 5 stages? Can we break it up, with R-type taking 4 cycles instead of 5?

Mixed Instructions in the Pipeline

State of pipeline in a given cycle

Pipelined Control

How do we control our pipelined CPU?

A. We need to add new control signals.

We need to forward the control values to the correct stage.

C. We don't need to do anything special; it will work the way it is.

Pipeline Control

• IF Stage: read Instr Memory (always) and write PC (on System
Clock) $\begin{bmatrix} 1 & 0 & 0 \\ 0 & \frac{1}{2} & \frac{1}{2} \end{bmatrix}$ Clock)

- ID Stage: no optional control signals to set
- EX, MEM, and WB stages have control signals
	- The pipeline registers will need to store the control signals

Pipelined Control

Control signals derived from instruction

Pipelined Control: add \$t0, \$t1, \$t2

\$t1 holds 5 \$t2 holds 6

Questions on Pipeline Control?

-
-
- -
	- -

Dependencies & Forwarding

We can best solve **these** data hazards

A. By stalling.

- C. By combining forwards and stalls.
- D. By doing something else. $\sqrt{\frac{\text{sub }s_2, s_1, s_3}}{\text{and }s_1, s_2, s_5}}$

Data Hazards in ALU Instructions

- Consider this sequence:
	- sub \$2, \$1,\$3 and \$12,\$2,\$5 or \$13,\$6,\$2 add \$14,\$2,\$2 sw \$15,100(\$2)
- We can resolve hazards with forwarding
	- How do we detect when to forward?

Forwarding

Datapath

- Connect the outputs of EX and MEM stages to both ALU inputs controlled by muxes
- Control path
- Pass rs, rt, and rd register numbers through the pipeline registers
- Add a forwarding unit to control the muxes
	- Depends on RegWrite and rs/rt/rd from various stages

Detecting the Need to Forward

- But only if forwarding instruction will write to a register! – EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not \$zero
	- $-$ EX/MEM. Register Rd \neq 0, MEM/WB.RegisterRd $\neq 0$

b. With forwarding

If EX/MEM.RegisterRd = MEM/WB.RegisterRd = rs (i.e., both pipeline registers contain a value that will be written to the same register that's about to be used for the ALU), which value should

be used by the ALU?

add \$t1, \$t0, \$t2 sub \$t1, \$t1, \$t6 add \$t8, \$t1, \$t7

- A. The one in EX/MEM
- B. The one in MEM/WB
- C. Either works since both write to rs
- D. The rs value from the register file

Datapath with Forwarding

Reading

- Next lecture: Pipelined Datapath
	- Section 5.7